Graphene transistors
Illustration of the high-speed graphene transistor designed by UCLA researchers led by Xiangfeng Duan. The cylinder across the middle of the transistor is the self-aligning nanowire gate.
Download Photo (333.2 kB)